

## **Fabrication of High-Efficiency Silicon Solar Cells by Ion Implant Process**

Chien-Ming Lee, Sheng-Po Chang\*, Shoou-Jinn Chang, Ching-In Wu

Institute of Microelectronics & Department of Electrical Engineering, Center for Micro/Nano Science and Technology, Advanced Optoelectronic Technology Center, National Cheng Kung University, Tainan 70101, Taiwan

\*E-mail: [changsp@mail.ncku.edu.tw](mailto:changsp@mail.ncku.edu.tw)

Received: 18 April 2013 / Accepted: 16 May 2013 / Published: 1 June 2013

---

This paper presents a novel method to produce high-efficiency silicon solar cells via an ion-implanted procedure. The proposed method simplifies the conventional thermal  $\text{POCl}_3$  diffusion process by eliminating two production stages: phosphosilicate glass (PSG) removal, and junction isolation. The PC-1D computer program was used in two-diode mode to simulate the performance of the implant process, and a cell tester with Berger flash system was used to measure I-V. Higher  $V_{oc}$  was achieved because of good surface passivation, caused by the ion implanted and annealing processes. The proposed ion implanted method achieved 18.77% efficiency when applied to  $156 \times 156$  mm p-type Cz wafers.

---

**Keywords:** Ion Implant, PSG,  $\text{POCl}_3$ , Solar Cell

### **1. INTRODUCTION**


In recent years, government policies have provided incentives to increase demand and stimulate the photovoltaics (PV) industry, and the solar energy market has therefore experienced explosive growth. However, the cost of photovoltaic electricity is presently higher than that of grid electricity. Reduced manufacturing costs and greater cell efficiency are very important in achieving grid parity. Reducing silicon bulk thickness is one solution to lowering manufacturing cost. This will increase the amount of wafer obtained per ingot or brick, and reduce the cost per watt of photovoltaic energy. However, this approach could suffer wafer-handling issues, and the trade-off is a higher rate of wafer breakage during cell and module processes. It is obvious that improved solar cell efficiency is very important in the future, and may achieve remarkable leverage of costs within the solar chain. Many

methods have been proposed to improve solar-cell efficiency, including metal wrap through (MWT) solar cell [1,2], emitter wrap through (EWT) cells [3,4], interdigitated backside contact (IBC) cells [5,6], laser-fired contacts cells [7,8], and ion-implanted cells [9,10]. Of these methods, ion implantation is an attractive and cost-effective process.

Commercialized silicon solar cell technologies presently use thermal  $\text{POCl}_3$  diffusion to realize the p-n junction and build-in voltage. During thermal diffusion, phosphosilicate glass (PSG) is generated on the surface as a result of the reaction between phosphorous and oxygen. After the diffusion process, a wet chemical process is used to remove the PSG layer. There are two ways to isolate parasitic junctions: One is wet isolation combined with a PSG cleaning step; the other is laser isolation. These two isolation processes reduce the wafer area, especially the laser method, which can damage the wafer surface.

The ion implant process has many advantages over the conventional process. (1) The process enables precise control of the dose, making it possible to perform single-side p-n junction and eliminate the isolation process; this would also help achieve very good  $R_{\text{sheet}}$  uniformity (<3%), and the lightly doped modules would absorb more sunlight. (2) The independent control of impurity depth and dose allows the adjustment of the doping profile and concentration. (3) The ion-implant process helps fabricate defect-free products; unlike in the method involving  $\text{POCl}_3$  thermal diffusion, no dead layer or glass byproduct appear on the surface. Further, an annealing stage was added to realize a good passivation surface. (4) The ion-implant process also helps realize high throughput; it is possible to produce at least 1000 pieces/h. However, the process also has drawbacks. For example, (1) it cannot be applied for very deep or very shallow junctions; (2) it cannot be implemented on poly wafers; and (3) toxic gases such as phosphine ( $\text{PH}_3$ ) and arsine ( $\text{AsH}_3$ ) are generated during the process.

## 2. EXPERIMENT



**Figure 1.** The process flowchart for conventional and ion-implanted solar cell production

Monocrystalline Czochralski silicon wafers (CZ-Si) with resistivities of 0.5–3  $\Omega$  cm, thickness 180–200  $\mu$ m, and pseudo square-shaped dimensions 156 mm  $\times$  156 mm were used. Figure 1 compares the process flow of the conventional thermal POCl<sub>3</sub> diffusion and the ion-implanted methods. First, the damage caused by the wire saw during wafer-slicing was repaired. Wafers were dipped in high-concentration KOH solution 5.04 wt% without IPA solution to remove saw-damage. Then, anisotropic etching with volume ratio KOH:IPA:H<sub>2</sub>O = 1:1.6:34 produces 3–5  $\mu$ m pyramids on the surface to reduce reflection. The next step for the commercial process is the thermal POCl<sub>3</sub> diffusion to form the emitter. The wafers are placed vertically into a quartz wafer carrier (quartz boat) and then the carrier moves into a quartz and is heated to 840°C. The dopant gas reacts with silicon at the surface in the presence of O<sub>2</sub> at high temperature. The following reactions take place:



In the implant process, the ion dopant bombards the wafer surface and subsequently penetrates the wafer. This bombardment results in crystal damage, which can be recovered by high-temperature annealing. In this paper, PH<sub>3</sub> gas was used as a P<sup>+</sup> ion source with low beam energy (10 keV) and a dose of 3.0E15 P<sup>+</sup>/cm<sup>2</sup> was implanted on the surface. A furnace tube was then used for thermal annealing. In the annealing step, dry oxide is used to activate the dopant and fabricate the junction. After annealing, the dopant concentration profile is different from POCl<sub>3</sub> [11–14]. The doping concentration profile of POCl<sub>3</sub> ranges from erfc to Gaussian distribution in which peak dopant occurs at the surface. By contrast, the profile of ion implantation occurs at a specific depth below the surface. The detailed profile can be seen in Ref [11–14].

After annealing, the SiN<sub>x</sub> layer was followed to be anti-reflection coating (ARC). The silicon nitride thickness of the implant process is thinner than that of the conventional POCl<sub>3</sub> process. After ARC, the metal contact was fulfilled by screen printing and co-firing. For the screen printing, the front-side silver (Ag) paste is Heraeus 9411 and the pattern design has 3 busbars, and 78 finger lines. Backside Aluminum (Al) is Monocrystal RX-1203 and backside silver (Ag) is DuPont PV-157. The isolation process is not needed for the implant process. Finally, the extraction of the basic parameter and IV curves of cells are measured at 25°C and AM 1.5G on single-pulse sun simulators from Berger Lichttechnik. The standard parameter set Voc, Isc, and FF, the shunt resistance Rsh is determined by the linear slope of the reverse dark current on every cell. The series resistance Rs is calculated from two IV curves measured at 1000 W/m<sup>2</sup> and 500 W/m<sup>2</sup> according to IEC 891.

### 3. RESULTS AND DISCUSSION


Four different peak temperatures (810, 840, 870 and 900°C) were used during the annealing step in the ion implantation process. Table 1 compares Rsheet uniformity between POCl<sub>3</sub> diffusion and 4 different annealing processes. As seen from the data, Rsheet decreases when the peak temperature increases from 810°C to 900°C. We also found that the Rsheet uniformity of thermal POCl<sub>3</sub> diffusion was worse than that of the implant process. The better uniformity of the implant process was due to precise dosage control in the emitter by the ion implant tool. After implantation, a thermal annealing

step is needed to activate the phosphorous. The high Rsheet uniformity and precise control also enable a repeatable process for fabrication of lightly doped emitter regions [15–17].

**Table 1.** Comparison of Rsheet uniformity between POCl<sub>3</sub> diffusion and different annealing processes.

Rsheet [ $\Omega$ /sq]	Ave	MAX	MIN	Uniformity
POCl <sub>3</sub>	65.68	68.89	62.38	4.96%
Anneal 810	69.73	72.01	68.32	2.65%
Anneal 840	63.75	65.60	62.38	2.53%
Anneal 870	61.27	62.97	59.44	2.88%
Anneal 900	57.33	59.01	56.04	2.59%

In order to achieve the best electrical characteristics in the annealing step, wafer surfaces with double-sided implant dopant 2.0E15 and beam energy 10 keV were used to be monitor implied Voc [18] to determine which was the most appropriate annealing temperature.



**Figure 2.** Implied Voc of POCl<sub>3</sub> and the implant process with a passivated double-sided layer

**Table 2.** Implied Voc and lifetime.


	POCl <sub>3</sub>	Anneal 900	Anneal 870	Anneal 840	Anneal 810
Implied Voc (V)	0.628	0.631	0.633	0.638	0.636
Lifetime ( $\mu$ s)	41.5	45.7	48.3	52.1	51.7

A silicon wafer lifetime tester (WCT-120) was used to measure implied Voc (Fig. 2) and lifetime (Table 2); details of the measurement formula are given in Ref [19]. The results show that the implied Voc of thermal POCl<sub>3</sub> diffusion was 0.628 V at 1 sun, which is worse than the implant process. The implied Voc of high-temperature annealing at 900°C was 0.631 V, which is worse than the implant process. This is due to high temperature, which will degrade the lifetime and cause lower Voc. The best implied Voc result was achieved by annealing at 840°C, and this condition was subsequently used to ensure the highest performance.

**Table 3.** Measure the thickness of the SiO<sub>2</sub> layer..

	POCl <sub>3</sub>	Anneal 900	Anneal 870	Anneal 840	Anneal 810
SiO <sub>2</sub> thickness (nm)	x	16.91	16.56	16.17	15.98
Uniformity (%)	x	0.78%	0.98%	0.91%	1.12%

After annealing, thinner oxide layer was formed on the wafer surface. In order to determine the thickness of the SiO<sub>2</sub> layer, <111> silicon polish wafer with a dose of 3.2E15 on the surface was used as the monitor wafer.



**Figure 3.** Surface reflection of POCl<sub>3</sub> and implant wafers after SiN<sub>x</sub> deposition

A single-wavelength (632.8 nm) He–Ne laser was shot onto the wafer surface to measure the refractive index and thickness of the dielectric layer. Table 3 shows that, after annealing, the SiO<sub>2</sub> thickness was around 16 nm, and that the results are very consistent. According to the thinner oxide layer on the surface, the thickness of the silicon nitride should be modulated. In order to minimize reflection from the front-side of the cell, a 57-nm SiN<sub>x</sub> layer was deposited on top of the SiO<sub>2</sub>. In the short-wavelength range, the POCl<sub>3</sub> process produced less reflection than the implant process after

deposition of ARC (see Fig. 3). According to the Schuster diagram [20], the optimum refractive index of the inner n1 layer and outer layer n2 on silicon substrate are calculated as below for zero reflection:

$$AB/CD > 0$$

Where

$$A = n_0 - n_s, B = n_0 n_2^2 - n_s n_1^2$$

$$C = n_0 n_s - n_2^2, D = n_1^2 - n_s n_0$$

According to the calculation [20], better optical performance is based on the design of low–high (outer layer–inner layer) refractive index on silicon substrate. However, in the implant process, the design of ARC is opposite, where the outer layer is SiN<sub>x</sub> (refractive index 2.03) and the inner layer is SiO<sub>2</sub> (refractive index 1.46). In the long-wavelength range, the reflection from the implant process was lower than that of the POCl<sub>3</sub> process. This is because the wafer has a planer backside surface caused by wet chemical isolation, which uses HNO<sub>3</sub> and HF to remove the backside p-n junction following the POCl<sub>3</sub> diffusion process.

**Table 4.** R<sub>w</sub>% of POCl<sub>3</sub> and the implant process.

	POCl <sub>3</sub>	Implant
R <sub>w</sub> %	5.34%	5.11%

**Table 5.** Simulation parameters used in the PC-1D program

Device area	239 cm <sup>2</sup>
Front surface texture depth	3 μm
Rear surface texture depth	3 μm
Emitter contact	2.5 × 10 <sup>-3</sup> Ω
Base contact	1 × 10 <sup>-3</sup> Ω
Dielectric constant	11.9
Band gap	1.124 eV
Intrinsic concentration at 300 K	1 × 10 <sup>10</sup> cm <sup>-3</sup>
P-type background doping	7e15 cm <sup>-3</sup>
Peak doping	5.5e18 cm <sup>-3</sup>


Table 4 compares R<sub>w</sub>% between the POCl<sub>3</sub> and implant processes after SiN<sub>x</sub> deposition. It is very important to have minimum reflection over the entire UV–vis (300–1100 nm) spectrum. The weighted reflectance R<sub>w</sub>% was calculated from Ref. [21] to determine the performance:

$$R_w\% = \frac{\int_{\lambda_1}^{\lambda_2} F_i(\lambda) Q_i(\lambda) R(\lambda) d\lambda}{\int_{\lambda_1}^{\lambda_2} F_i(\lambda) Q_i(\lambda) d\lambda}$$

where  $F_i(\lambda)$  is photon flux, and  $Q_i(\lambda)$  is cell internal quantum efficiency [22,23]. Table 4 shows that the  $R_w\%$  of the implant process was 5.11%, which is better than the  $POCl_3$  process (5.34%) after ARC.

To validate the model, we compare the experimental result via the PC-1D simulation program [24]. Fig. 4 shows a schematic design of the device, and Table 5 shows the values of the main cell parameters in the PC-1D simulation. Fig. 5 shows the simulation result for the relationship between  $V_{oc}$ , and thickness of  $SiN_x$  and  $SiO_2$ . Maximum  $V_{oc}$  reached 0.642 V at  $SiN_x$  56.55 nm and  $SiO_2$  16.48 nm. Figs. 6 and 7 also examined the same relationship and found the same trend. The maximum  $I_{sc}$  and efficiency was 8.92 A and 18.92% at  $SiN_x$  56.55 nm and  $SiO_2$  16.48 nm.

After ARC, batches (400 pieces per batch) were produced using a screen-printing process. Fig 8 compares  $V_{oc}$  and  $I_{sc}$  between the  $POCl_3$  and implant processes, and shows that  $V_{oc}$  was lower for the  $POCl_3$  process than that of the implant process, because the carrier lifetime achieved using the implant process is superior to that of the  $POCl_3$  process.



**Figure 4.** Schematic design of the device in PC-1D simulation

This same result is confirmed in Table 2. Good agreement was observed with the results of Ref [17]. For the implant process, there is no dead layer in the near surface. As a result, the surface recombination of the implant process is lower than that of the  $POCl_3$  process, which produces higher  $V_{oc}$  and  $I_{sc}$  than the  $POCl_3$  process. The  $V_{oc}$  of the higher temperature  $900^\circ C$  annealing step was less than that achieved at  $840^\circ C$ , confirming that high annealing temperature causes lifetime degradation.

According to the heavy doping caused by high-temperature annealing, the  $I_{sc}$  at high temperature is lower than that of the low-temperature process.




Figure 5. Simulation of relationship between Voc, SiNx, and SiO2




Figure 6. Simulation of the relationship between Isc, SiNx, and SiO2




Figure 7. Simulation of the efficiency in relation to SiN<sub>x</sub> and SiO<sub>2</sub>




Figure 8. Voc and Isc of POCl<sub>3</sub> and the implant process




Figure 9. Rs and FF of POCl<sub>3</sub> and the implant process




Figure 10. Efficiency of POCl<sub>3</sub> and the implant process

In Figure 9, The  $R_s$  of the implant process is lower than that of the  $POCl_3$  process, due to good  $R_{sheet}$  uniformity caused by precise doping control by the implant tool. For the different annealing temperatures, higher temperature produces heavy doping, which ensures good contact with metal. Figure 10 shows that the highest average efficiency is 18.77%, achieved with the implant process and annealing at 840°C. All of the electrical characteristics of the samples are shown in Table 6, indicating that the efficiency of the implant process is higher than that of  $POCl_3$ . Higher efficiency is due to higher  $V_{oc}$ . These results are consistent with those of the PC-1D simulation program.

**Table 6.** Characteristics of  $POCl_3$  and the implant process

Item	$U_{oc}$ (V)	$I_{sc}$ (A)	$R_s$ (m $\Omega$ )	$R_{sh}$ ( $\Omega$ )	FF (%)	$N_{cell}$ (%)	$I_{rev1}$ (A)
$POCl_3$	0.627	8.88	3.39	476.94	78.25	18.23	0.05
Anneal-810	0.633	8.91	2.42	44.08	79.11	18.68	0.52
Anneal-840	0.634	8.90	2.41	39.92	79.47	18.77	0.64
Anneal-870	0.631	8.88	2.33	48.07	79.20	18.58	0.46
Anneal-900	0.631	8.80	2.33	28.68	79.40	18.44	0.59

#### 4. CONCLUSION

This study investigated a novel production method of ion-implanted emitter formation for high-efficiency silicon photovoltaic cells. This innovation increased absolute cell efficiency by 0.5% on solar CZ grade wafer, and enabled a simplified process flow by eliminating the need for the PSG strip and junction isolation stages. Due to precise dopant control by the ion implant tool, the  $R_{sheet}$  uniformity of the implant process is greater than that of thermal  $POCl_3$  diffusion. After annealing, the implied  $V_{oc}$  of the implant process is better than that of the  $POCl_3$  process, due to good surface passivation caused by the implant and annealing processes. However, thinner  $SiO_2$  formed on the surface by annealing process, and so the thickness of the silicon nitride should be modified to minimized  $R_w$ %. Simulation program, PC-1D, is used to validate the model and is in accordance with the results. After metallization, average cell efficiency of 18.77% was achieved.

#### ACKNOWLEDGMENTS

The authors would like to thank the National Science Council and Bureau of Energy, Ministry of Economic Affairs of Taiwan, R.O.C. for the financial support under Contract No. 101-2221-E-006-139 and 101-D0204-6 and the LED Lighting Research Center of NCKU for the assistance of device characterization. This work was also supported in part by the Center for Frontier Materials and Micro/Nano Science and Technology, the National Cheng Kung University, Taiwan. This work was also supported in part by the Advanced Optoelectronic Technology Center, the National Cheng Kung University, under projects from the Ministry of Education.

## References

1. E. Lohmuller, B. Thaidigsmann, M. Pospischil, U. Jager, S. Mack, J. Specht, J. Nekarda, M. Retzlaff, A. Krieg, F. Clement, A. Wolf, D. Biro, *IEEE Electron Device Lett.*, 32 (2011) 1719.
2. B. Thaidigsmann, A. Drews, T. Fellmeth, P. Saint-Cast, A. Wolf, F. Clement, R. Preu, D. Biro, *IEEE J. Photovolt.*, 2 (2012) 109.
3. F. Kiefer, C. Ulzhöfer, T. Brendemühl, N.-P. Harder, R. Brendel, V. Mertens, S. Bordihn, C. Peters, JW. Müller, *IEEE J. Photovolt.*, 1 (2011) 49.
4. D. Kray, J. Dicker, D. Osswald, A. Leimenstoll, S.W. Glunz, W. Zimmermann, K.-H. Tentscher, G. Strobl, *3rd WCPEC.*, (2003) 11.
5. J. Renshaw, A. Rohatgi, *37th IEEE PVSC.*, (2011) 2924.
6. F. J. Castano, D. Morecroft, M. Cascant, H. Yuste, M. W. P. E. Lamers, A. A. Mewe, I. G. Romijn, E. E. Bende, Y. Komatsu, A. W. Weeber, I. Cesar, *37th IEEE PVSC.*, (2011) 1038.
7. T. Boscke, R. Hellriegel, T. Wutherich, L. Bornschein, A. Helbig, R. Carl, M. Dupke, D. Stichtenoth, T. Aichele, R. Jesswein, T. Roth, C. Schollhorn, T. Geppert, A. Grohe, J. Lossen, H.-J. Krokoszinski, *37th IEEE PVSC.*, (2011) 3663.
8. P. Ortega, G. Lopez, A. Orpella, I. Martin, M. Colina, C. Voz, S. Bermejo, J. Puigdollers, M. Garcia, R. Alcubilla, *8th Spanish CDE'* (2011) 1.
9. M. Jeon, J. Lee, S. Kim, W. Lee, E. Cho. *Mater. Sci. Eng., B.*, 176(2011)1285.
10. T. Janssens, N.E. Posthuma, B.J. Pawlak, E. Rosseel, J. Poortmans, *25th EUPVSEC* , (2010) 1179.
11. H.F. Wolf, *Semiconductors*, John Wiley & Sons Inc., New York (1971).
12. AS. Grove, *Physics and Technology of Semiconductor Devices*, John Wiley & Sons Inc., (1967).
13. DV. Morgan, K. Board, RH. Cockrum, *An introduction to Microelectronic Technology*, John Wiley & Sons Inc., (1985).
14. S.M. Sze, *Semiconductor Device Physics and Technology*, John Wiley & Sons Inc, (1969).
15. R. Low, A. Gupta, H.-J. Gossmann, J. Mullin, V. Yelundur, B. Damiani, V. Chandrasekaran, D. Meier, B. McPherson, A. Rohatgi, *35th EUPVSEC*, (2010)1440.
16. J. Benick, N. Bateman, M. Hermle, *25th EUPVSEC*, (2010)1169.
17. T. Janssens, N.E. Posthuma, B.J. Pawlak, E. Rosseel, J. Poortmans, *25th EUPVSEC*, (2010)1179.
18. R. A. Sinton, A. Cuevas, M. Stuckings, *25th IEEE PVSC.*, (1996) 457.
19. R. A. Sinton, A. Cuevas, *Appl. Phys. Lett.*, 69 (1969) 2510.
20. B. A. Moys, *Thin Solid Films.*, 21 (1974) 145.
21. D. Redfield, *Sol. Energy Mater. Sol. Cells.*, 3 (1981) 27.
22. G. E. Jellison, F. A. Modine, *J. Appl. Phys.*, 53 (1982) 3745.
23. E. D. Palik, *Handbook of optical constants of solids*. Academic Press, New York, (1985).
24. P. A. Basore, D. T. Rover, A. W. Smith, *Twentieth IEEE Photovoltaic Specialists Conference.*, 1(1988) 389.